


Science et Progrès, 24 mars 2022, présentation d'Albert Fert
prof. à l'Université Paris-Saclay, Umϕ CNRS-Thales

Spintronique: électronique sobre en énergie et plus encore *(spintronics to go beyond electronics and switch greener)*



Spintronique: électronique sobre en énergie et plus encore (*spintronics to go beyond electronics and switch greener*)

I Dépasser l'électronique classique, pourquoi?

II Rapide introduction à la spintronique

III Composants Spintronique (STT-RAM, SOT-RAM..) pour
Technologies de l'Information et Communication plus frugales

IV Quelques mots sur skyrmions, ordinateurs neuromorphiques etc..



Spintronique: électronique sobre en énergie et plus encore (*spintronics to go beyond electronics and switch greener*)

I Dépasser l'électronique classique, pourquoi ?
(first, to exceed physical limits of electronics at end of Moore's law)

Spintronique: électronique sobre en énergie et plus encore (*spintronics to go beyond electronics and switch greener*)

I Dépasser l'électronique classique, pourquoi ?
(first, to exceed physical limits of electronics at end of Moore's law)




(specific objectives with spintronics)

Low power logic/memory components
for our computers, phones
(reducing energy consumption of
information and communication
technologies and their significant
contribution to global warming is one of
the aims)



Birth of novel technologies:
skyrmionics,
neuromorphic computers with
spintronic nano-components,
magnonics



Andrea and Edler; Challenges, 6, 117 (2015) ; N. Jones, Nature 561, 163 (2018)

5.8 Terawatt hours



San Francisco

5.7 Terawatt hours(2015)

Google

**Increase
of
30%/year**



**30 Google searches cost as much energy
as to bring a liter of water to boil**

Spintronique: électronique sobre en énergie et plus encore (*spintronics to go beyond electronics and switch greener*)

I Dépasser l'électronique classique, pourquoi ?
(first, to exceed physical limits of electronics at end of Moore's law)



(specific objectives with spintronics)

Low power logic/memory components
for our computers, phones
(reducing energy consumption of
information and communication
technologies and their significant
contribution to global warming is one of
the aims)



Birth of novel technologies:
skyrmionics,
neuromorphic computers with
spintronic nano-components,
magnonics

Spintronique: électronique sobre en énergie et plus encore (*spintronics to go beyond electronics and switch greener*)

I Dépasser l'électronique classique, pourquoi?

II Rapide introduction à la spintronique



III Composants Spintronique « low power » (STT-RAM, SOT-RAM..), Tech. de l'Information et Communication frugales

IV Quelques mots sur skyrmions, ordinateurs neuromorphiques etc..




From magnetism to spin dependent conduction, GMR and Spintronics

Spin-polarized current in a ferromagnetic metal





From Ph.D. work to Giant Magnetoresistance (GMR) and Spintronics

Spin-polarized current in a ferromagnetic metal




Pure spin current induced by Spin Hall Effect in HM
(conversion from charge to spin current)



Spin Hall effect

Pure spin current by interfacial Edelstein effect



Inverse Rashba-Edelstein effect: injected spin current generates charge current (conversion from spin to charge current)

• Giant Magnetoresistance (GMR)

(Orsay, 1988, Fe/Cr multilayers, Jülich, 1989, Fe/Cr/Fe trilayers)

Magnetizations



Electrical current

Fe Cr Fe


Magnetizations




Electrical current

Fe Cr Fe


Opposite magnetizations:
the current does not flow



Works also
for in plane
current



The current flows if a magnetic
field aligns the magnetizations



Orsay

Resistance ratio

$R / R(H=0)$



~ + 80%

(Fe 3nm/Cr 1.8 nm)

(Fe 3nm/Cr 1.2 nm)

(Fe 3nm/Cr 0.9 nm)


Magnetic field (kGauss)



AP (AntiParallel)

P (Parallel)

Magnetic multilayers, magnetic tunnel junctions in the read heads of hard disks of today and perspective for tomorrow



Giant Magnetoresistance (1988)

Applications:
magnetic sensors,
compass,
hard disks,
medical technologies

Development of spintronics
(= *electronics exploiting the spin*)

III Classical
spintronics

(TMR, STT, etc)


Example of application : MRAMs (STT-RAMs, SOT-RAMs) for **low power logic-memory components** for computers and phones

IV Topological
spintronics,
skyrmions

Brain-inspired
neuromorphic
computers

RAMs (Random Access Memories), MRAMs, STT-MRAMs, SOT-MRAMs

Storage: Hard Disk (up to 10Tbyte) or Flash memory (less, expensive)




Massive memory, HDD (and Flash): non-volatile but slow (ms)

Inside computer: Logic circuits (logic gates) + RAMs (Random Access Memory: DRAM, SRAM, standalone or « embedded » in logic circuits), ex: 16 Gb



SRAM (MB's)
C High speed
C High standby power
C Low density

DRAM (GB's)
C High speed
C High density
C Refresh / standby power



RAM: High speed (\approx nanosecond for S-RAM) but volatile (electrical energy to maintain memory alive)

Réduction of energy consumption (« low power ») with non-volatile spintronic MRAMs: Magnetic-RAM (MRAM), today STT-MRAM (on market), tomorrow SOT-MRAM

STT-RAM comes to reality



Example of product:
GT2 Huawei
smart watch

TSMC to start eMRAM production in 2018

Jun 08, 2017 [MRAM production](#)

According to reports, Taiwan Semiconductor Manufacturing Company (TSMC) is aiming to start producing embedded MRAM chips in 2018 using a 22 nm process. This will be initial "risk production" to gauge market reception.



Europe: Global Foundaries is ramping up STT-RAM production in Dresden + Devel. by IMEC

Samsung ready to mass produce MRAM chips using 28nm FD-SOI process



Yiling Lin, Taipei; Jessie Shen, DIGITIMES [Tuesday 26 September 2017]

Samsung Foundry will soon be ready to enter mass production of magnetoresistive random-access memory (MRAM) chips built using 28nm fully depleted silicon-on-insulator (FD-SOI) process technology, according to Korea media reports.

Samsung is reportedly teaming up with NXP and has completed the tape-out of its 28nm FD-SOI embedded MRAM, which will be first applied to NXP's new low-power i.MX-series solution targeted at automotive, multimedia and display panel applications.

In related news, Synopsys announced recently its Design Platform has been fully certified for use on Samsung Foundry's 28nm FD-SOI process technology. A PDK and a comprehensive reference flow, compatible with Synopsys' Lynx Design System, containing scripts, design methodologies and best practices is now available.

Samsung details that its eMRAM is 1,000 times faster than its eFlash memory, and it does not require an erase cycle before writing data (unlike Flash memory). The voltage used is also lower - and in total eMRAM consumes 1/400 the energy compared to eFlash for the writing process.

GF-Everspin 2X nm eMRAM with superior data retention - VLSI Symposium



GLOBALFOUNDRIES and Everspin continue to drive embedded MRAM (eMRAM) forward into the 22nm process node! Please see our technical paper presented this week at VLSI Symposium in Japan.

For the first time, we are unveiling eMRAM that can retain data through solder reflow at 260C and 10+ years at 125C, plus read/write with outstanding endurance at 125C.


This is a major breakthrough from GLOBALFOUNDRIES and Everspin that enables eMRAM to be used for general purpose MCU's and Automotive SOCs.

Magnetic Tunnel Junctions, Spin Transfer Torque (STT) ad STT-MRAM

Electron tunneling through a tunnel barrier (insulating material)





Yuasa et al, Nat.Mat. 3, 868, 2004)




Magnetic Tunnel Junctions, Spin Transfer Torque (STT) ad STT-MRAM

Electron tunneling through a tunnel barrier (insulating material)





Reading by Tunnel Magnetoresistance ($R_{AP} > R_P$)

Writing by Spin Transfer Torque, important concept introduced by J. Slonczewski (JMMM 159, 1996) and L. Berger (Phys. Rev. B 54, 1996)





Magnetic Tunnel Junctions, Spin Transfer Torque (STT) and STT-RAM

Electron tunneling through a tunnel barrier (insulating material)






Writing by injection of magnetization from a spin-polarized current and STT
(spin transfer = transfer of magnetization)





Magnetic Tunnel Junctions, Spin Transfer Torque (STT) and STT-RAM

Electron tunneling through a tunnel barrier (insulating material)




Writing by injection of magnetization from a spin-polarized current and STT
(spin transfer = transfer of magnetization)



Main advantages of STT-MRAMs :
non-volatility + STT writing
→ low energy consumption

Magnetic Tunnel Junctions, Spin Transfer Torque and STT-RAM



Europe: European Chip Act, 8/02/2022, Brussels.
(STT-RAM pilot-line at IMEC, Leuwen),
Global Foundries manufacturing plant at Dresden
Intel: Project of foundrie in Magdeburg.
EU: Eur. Chip Act (2022), France: PEPR project

DIGITIMES

中文 繁體 | 簡體

FACEBOOK

TWITTER

REGISTER

LOGIN

Samsung ready to mass produce MRAM chips using 28nm FD-SOI process

Yiling Lin, Taipei; Jessie Shen, DIGITIMES [Tuesday 26 September 2017]

Samsung Foundry will soon be ready to enter mass production of magnetoresistive random-access memory (MRAM) chips built using 28nm fully depleted silicon-on-insulator (FD-SOI) process technology, according to Korea media reports.


Samsung is reportedly teaming up with NXP and has completed the tape-out of its 28nm FD-SOI embedded MRAM, which will be first applied to NXP's new low-power i.MX-series solution targeted at automotive, multimedia and display panel applications.

In related news, Synopsys announced recently its Design Platform has been fully certified for use on Samsung Foundry's 28nm FD-SOI process technology. A PDK and a comprehensive reference flow, compatible with Synopsys' Lynx Design System, containing scripts, design methodologies and best practices is now available.

Samsung details that its STT-MRAM is 1,000 times faster than its eFlash memory, and it does not require an erase cycle before writing data (unlike Flash memory). The voltage used is also lower - and in total eMRAM consumes 1/400 the energy compared to eFlash for the writing process.



Next generation to go beyond STT-RAM: Spin-Orbit Torque (SOT) ans SOT-MRAM

STT-MRAM



SOT-RAMs (SOT= Spin-Orbit Torque)


Vertical spin current from SHE in Ta



Main advantages
of STT-MRAMs or SOT-MRAMs:
non-volatility and low energy
consumption + speed <ns for SOT



Next generation to go beyond STT-RAM: Spin-Orbit Torque (SOT) ans SOT-MRAM

STT-MRAM




SOT-RAMs (SOT= Spin-Orbit Torque)

Vertical spin current from Edelstein Effect in surface states of topological insulator



Main advantages
of STT-MRAMs or SOT-MRAMs:
non-volatility and low energy
consumption + speed <ns for SOT

a


Feinman project between INTEL, UMR CNRS-Thales (PI: M. Bibes) and other laboratories
for the development of **MESO** low power logic components

ME for Magneto-Electric, **SO** for Spin-Orbit

Scalable energy-efficient magnetoelectric spin-orbit logic

(**INTEL** publication, Manipatruni et al, Nature 565, 35, 2019)

We describe progress in **magnetoelectric switching** and **spin-orbit detection of state**, and show that in comparison with CMOS technology our device has superior switching energy (by a factor of 10 to 30), **lower switching voltage** (by a factor of 5) and **enhanced logic density** (by a factor of 5). In addition, its **non-volatility** enables ultralow standby power.



Feinman project between INTEL, UMR CNRS-Thales (PI: M. Bibes) and other laboratories
for the development of **MESO** low power logic components



ME for Magneto-Electric, **SO** for Spin-Orbit

Scalable energy-efficient magnetoelectric spin-orbit logic

(INTEL publication, Manipatruni et al, Nature 565, 35, 2019)

We describe progress in **magnetoelectric switching** and **spin-orbit detection of state**, and show that in comparison with CMOS technology our device has superior switching energy (by a factor of 10 to 30), **lower switching voltage** (by a factor of 5) and **enhanced logic density** (by a factor of 5). In addition, its **non-volatility** enables ultralow standby power

Control of FM magnetization
by magnetoelectric coupling
with input voltage (≈ 100 mV)
through the ferroelectric
polarization of a multiferroic



Magnetization to output voltage by spin to charge conversion via Spin-Orbit (inverse SHE or inverse Edelstein)

Intel annonce la création d'un centre de R&D et d'un centre de conception pour son service de fonderie en France


Publié par [Frédéric Fassot](#) | 15 Mar 2022 | - ECO -, - UNE -, ETATS-UNIS, EUROPE, FRANCE, SEMICONDUCTEUR, STRATÉGI

Scalable energy-efficient magnetoelectric spin-orbit logic


([INTEL](#) publication, Manipatruni et al, Nature 565, 35, 2019)

We describe progress in **magnetoelectric switching and spin-orbit detection of state**, and show that in comparison with CMOS technology our device has superior switching energy (by a factor of 10 to 30), lower switching voltage (by a factor of 5) and enhanced logic density (by a factor of 5). In addition, its **non-volatility** enables ultralow standby power


Control of FM magnetization by magnetoelectric coupling with input voltage (≈ 100 mV) through the ferroelectric polarization of a multiferroic




La France, reconnue pour sa puissance d'innovation, a en effet été choisie comme pays d'accueil du nouveau centre Européen de R&D, dont un premier site sera situé aux alentours du Plateau de Saclay dans le sud-ouest de l'Île-de-France I_c (in)





MESO interconnect with cascaded gates





Magnetization to output voltage by spin to charge conversion via Spin-Orbit (inverse SHE or inverse Edelstein)




STT or SOT  other applications than STT-RAM: rf Spin Oscillators, Spin -Diode



STT-MRAM





**Spin Oscillator (STNO)
for tunable rf emission**




**Spin Diode for conversion of rf
signal into dc voltage**


STT or SOT other applications than STT-RAM: rf Spin Oscillators, Spin -Diode




STT-MRAM



**Spin Oscillator (STNO)
for tunable rf emission**




Harvesting ambient rf signals





**Spin Diode for conversion of rf
signal into dc voltage**

STT or SOT  other applications than STT-RAM: rf Spin Oscillators, Spin -Diode





STT-MRAM



**Spin Oscillator (STNO)
for tunable rf emission**

Harvesting of rf energy by spin diode



**Spin Diode for conversion of rf
signal into dc voltage**

Spintronique: électronique sobre en énergie et plus encore (*spintronics to go beyond electronics and switch greener*)

I Dépasser l'électronique classique, pourquoi?



II Rapide introduction à la spintronique

III Composants Spintronique « low power » (STT-RAM, SOT-RAM..), Tech. de l'Information et Communication frugales

IV Quelques mots sur skyrmions, ordinateurs neuromorphiques etc..





Review on skyrmions
AF, V. Cros and N. Reyren
Nature Review Mat. 2,
17031, 2017



Mathematical concept of topological protection has been introduced in 1962 by the British physicist Tony Skyrme in particle physics but magnetic skyrmions were observed for the first only in 2009 (Pfleiderer et al, University of Munich)


$$N_{sk} = \frac{1}{4\pi} \int_{uc} dx dy \hat{\mathbf{m}} \cdot (\partial_x \hat{\mathbf{m}} \times \partial_y \hat{\mathbf{m}}) = \pm 1 \text{ (topological number)}$$

Review on skyrmions
AF, V. Cros and N. Reyren
Nature Review Mat. 2,
17031, 2017





Mechanisms (in most systems): Dzyaloshinskii-Moriya Interactions(DMI)
(if SOC + no inversion symmetry)

$$H_{\text{DMI}} = - (\vec{S}_1 \times \vec{S}_2) \cdot \vec{d}_{12}$$





Review on skyrmions
AF, V. Cros and N. Reyren
Nature Review Mat. 2,
17031, 2017




Mechanisms (in most systems): Dzyaloshinskii-Moriya Interactions(DMI)
(if SOC + no inversion symmetry)

$$H_{DMI} = - (\vec{S}_1 \times \vec{S}_2) \cdot \vec{d}_{12}$$




Yu et al, Nat. 2010,
skyrmion lattice in
noncentrosymmetric
material (Lorentz Mic.)

Co/Pt mml



MFM image
(diamètre: 80nm)



$$H_{DMI} = (\vec{S}_1 \times \vec{S}_2) \cdot \vec{d}_{12}$$

First introduced by **Dzyaloshinskii (1957)**
and **Moriya (1960)** for non-centrosymmetric
magnetic insulators with super-exchange.





Extension DMI to metals (**RKKY-like mechanism**),
first for disordered alloys (**AF and PM Levy**, PRL 44, 1980)
with extension to interfaces (**AF**, Mat.Sci. Forum 59-60, 1990)

Current-induced motion of skyrmions by SHE-induced pure spin current emitted by heavy metal + Spin Transfer Torque TT

Spin Hall Effect (SHE): opposite deflections of opposite spins


→ pure spin current injected into adjacent magnetic layer

→ Spin Transfer Torque on skyrmion and motion



Skyrmions for information storage and processing?


Drawback of Hard Disk:
mechanical system to move
read/write head



40 GB Mobile
• \$80 to \$100
• 2 heads (\$10)


Concept of « Race track memory »
with skyrmions: information is
coded in a train of skyrmions which
can be moved from writing head to
read without mechanical system

(low power)




Skyrmions for information storage and processing?

Drawback of Hard Disk:
mechanical system to move
read/write head




40 GB Mobile
• \$80 to \$100
• 2 heads (\$10)

Concept of « Race track memory »
with skyrmions: information is
coded in a train of skyrmions which
can be moved from writing head to
read without mechanical system
(low power)



Logic gate based on skyrmions (Zhang et al, Sci. Rep. 5,





Exemple: OR gate
based on the
conversion
between input
skyrmions and
domain walls .


Skymion-MRAM

Skymion-mRAM

STT-RAM




Skymion-RAM:
switching by motion
of skymion under
tunnel junction



Multistate memory
with several skymions

Diagram illustrating multistate memory with several skymions. It shows a red circular object with three blue dots, representing multiple skymions.


Magnetic skymion



SOT-based MTJ
(Binary state)



Unit Cell



S. Li, AF et al, Science Bulletin 2022
Experimental demonstration of
skymionic magnetic tunnel junction

Spintronique: électronique sobre en énergie et plus encore (*spintronics to go beyond electronics and switch greener*)

I Dépasser l'électronique classique, pourquoi?

II Rapide introduction à la spintronique


III Composants Spintronique « low power » (STT-RAM, SOT-RAM..), Tech. de l'Information et Communication frugales

IV Quelques mots sur skyrmions, ordinateurs neuromorphiques etc..




AlphaGo: 150 kW

Brain: 20W




Von Neumann's bottleneck: separation between memory and processing

:energy hungry back and forth data exchange, nonscalable for massive interconnections



100 W/cm²




IBM's TrueNorth neuromorphic computer (artificial synapses + multiplexed artificial neurons)

Synapses: micro-circuits
with $\simeq 50 - 100$ transistors
size $\simeq 10 \mu\text{m}$

CMOS neuron

10-100 μm



Artificial neurons and
synapses of today are **big**
CMOS micro-circuits
($> 10\mu\text{m}$)

Brain :
 10^{11} neurons,
 10^{15} synapses
•Visual system:
500 millions of
neurons

Merolla et al, *Science* 345, 668 (2014)

CMOS technology leads to big sizes and large energy consumption

CMOS technology does not provide memory (separated processing and memory)

Future of neuromorphic computers: nanoscale component acting individually as a neurone or a synapse

*below, promising examples of **nanoscale spintronic neurone and synapse***


Learning through ferroelectric domain dynamics
in solid-state synapses

NATURE COMMUNICATIONS | 8:14736 |
DOI: 10.1038/ncomms14736



Neuromorphic computing with nanoscale spintronic oscillators

Jacob Torrejon¹, Mathieu Riou¹, Flavio Abreu Araujo¹, Sumito Tsunegi², Guru Khalsa^{3†}, Damien Querlioz⁴, Paolo Vincent Cros¹, Kay Yakushiji², Akio Fukushima², Hitoshi Kubota², Shinji Yuasa², Mark D. Stiles³ & Julie Grollier¹





Julie Grollier
Femme Scientifique
de l'Année 2021

Neuromorphic computing with nanoscale spintronic oscillators

Jacob Torrejon¹, Mathieu Riou¹, Flavio Abreu Araujo¹, Sumito Tsunegi², Guru Khalsa^{3†}, Damien Querlioz⁴, Paolo Vincent Cros¹, Kay Yakushiji², Akio Fukushima², Hitoshi Kubota², Shinji Yuasa², Mark D. Stiles³ & Julie Grollier¹



neuromorphic computers:
ng individually as a neurone or a synapse


'nanoscale spintronic neurone and synapse'

roelectric domain dynamics
ses **NATURE COMMUNICATIONS | 8:14736 |**
DOI: 10.1038/ncomms14736

Tunnel junction

with
ferroelectric
barrier in red





Conclusion: la spintronique devrait aider l'électronique à encaisser le choc énergétique du à l'explosion des transferts de données par les TICs. Cependant, pour l'énorme industrie électronique, le changement ne peut être que progressif, vers 10% du marché de l'électronique prévu pour 2025.

